We have fabricated AlGaAs/GaAs split-gate field-effect transistors with different lengths and widths in order to establish geometric design criteria for one-dimensional (1D) transport. The experiments show a more negative 1D threshold voltage for zero length split-gate devices (constrictions) than finite length split-gate devices for the same given width. The experiments reveal the existence of a critical width between the gates below which a 1D regime cannot be supported in split-gate FETs longer than 0.5 pm.
I n t r o d u c t i o n
The rapid miniaturization of today's electronic devices will soon lead to devices with dimensions comparable to the electron wavelength. In this regime the electron energy levels are quantized. MODFETs and quantum well lasers are recent examples of two-dimensional (2D) quantized heterostructure devices which have found multiple applications in communication systems. The logical next step is to study one-dimensional (1D) electronic systems and explore original device concepts which might result in new breakthroughs in device functionality. A split-gate field-effect transistor (FET) is essentially an FET with a narrow slit in the gate [I] . If a modulationdoped FET (MODFET) semiconductor structure is designed normally on or depletion-mode, then the split-gate scheme is an easy way to obtain a narrow channel field-effect transistor. A negative gate voltage depletes the 2D electron gas (2DEG) underneath the gates but leaves a narrow conducting channel in between, as shown in Fig. 1 . If the electrical width of this channel is comparable to the electron wavelength (about 500 A), then the device in this regime is inherently an FET with a 1D channel or a field-effect quantum wire. The channel length compared to the coherence length of the material determines whether transport through the channel is ballistic or diffusive.
The purpose of this work is to establish the geometrical criteria of split-gate AlGaAsJGaAs FETs for 1D transport.
Fabrication

13.4.1
CH2865-4/90/0000-0335 $1.00 0 1990 IEEE In our experiments a split-gate scheme is used to create a 1D electron channel at the interface of an AlGaAs/GaAs modulation doped FET (MODFET) structure grown by MBE. The heterostructure consists, from top to bottom, of a 5 nm undoped GaAs cap, a 42 nm AlGaAs barrier doped with Si at 5 x 10" cm-$, a 7.5 nm undoped AlGaAs spacer, and a 1 pm GaAs buffer. The mobility of the 2D electron gas is 7,200 cm*/V.sec at room temperature, 55,000 cm'/V.sec at 77 K, and 100,OOO cm2/V-sec at 4.2 K. The 2D carrier density at 4.2 K is 9 x 10" cm-' and 1 x 10" cm-' at 77 K and 300 K. The devices were isolated by a mesa etch. Ohmic contacts were formed by annealing Au/Ge/Ni at 420" C for two minutes. The gate pads consist of an optically defined, lifted-off Ti/Au bilayer. The actual confining split-gates were fabricated using electron-beam lithography and are connected to the large optically-defined gates.
The confining gates were defined by electron-beam exposure of a bilayer PMMA (polymethylmethacrylate) resist. Two molecular weights of PMMA were cast in solutions of MIBK (methylisobutylketone), in a process similar to that described in reference [2] . The resist was exposed with 50 keV electrons using a JEOL JBX5DII electronbeam lithography system. In our work, the actual 1D channel is confined by two 40 nm wide lifted-off Au/Pd lines drawn with a single electron-beam pass, as shown in characteristics of the split-gate MODFETs were obtained by two techniques. The first consisted of using a lockin technique at 96 Hz with the drain-source voltage (VDS) at typically 100 p V rms. VGS was swept and IS was measured in phase with VDS. This approach minimized the impact of gate leakage since the gate current was DC to the first order. In the second set-up, an HP4145B Semiconductor Parameter Analyzer was utilized to directly obtain the IS-VGS characteristics of the devices. VDS was in this case 25 mV. Both techniques were used at 4.2 K and 300 K. We also studied the effect of length of the split-gate on the 1s-v~~ characteristics. The experimental results for the constrictions and the 1.0 pm wires are summarized in Fig. 10 which plots the r& tio between the 1D threshold voltage and the 2D threshold voltage as a function of width for the two lengths. Each data point represents an average over several devices. Discussion
Our experiments reveal that both wire length and width impact the existence and the onset of the 1D regime in split-gate FETs. Davies [8] has theoretically studied this problem and concluded that the ratio v t l D / v t Z D is only a function of the geometry of the problem (wire width and depth from the surface of the 2DEG). Davies work, however, did not include the impact of wire length, i.e. only infinitely long wires were modeled. These results should then be applicable to our L 2 0.5 pm devices. Davies theoretical curve is plotted in Fig. 10 overlapping the plots of our experimental results.
A distinct difference between Davies theoretical results and our experimental results is observed in that Davies results do not predict the critical width that we experimentally obtain. The slope of v t l D / v t z D us. W that Davies predicts, however, is close to our experimental observations. The fact that Davies predictions are close to VtlD/VtZD for our constrictions is a coincidence since his theory does not apply in this regime.
There are a number of possibilities as to the origin of the critical width in the 1D regime in split-gate wires. A basic assumption in Davies theory is that, through gate voltage, one modulates the potential at the metal-covered semiconductor surface while the potential at the gap surface is unchanged. Due to the imperfect screening of surface states, this transition might not be abrupt. This would result in an extension of the effective electrostatic gate beyond the lithographic gate dimensions. In fact, in our experiments this extension is approximately 0.1 p m (half of the critical width). This would bring Davies theory close to our experimental results. Further work is needed to sort out this hypothesis.
The relationship between the ratio of the two threshold voltages and the length of the confining split-gates can be understood by simple electrostatic arguments. Split-gates of finite length, 0.5 pm and 1.0 pm, act as line charges while the constrictions act more like point charges. The electric fields arising from the gate voltage of a line charge drops off as while the field of a point charge drops off as f .
Therefore the constrictions are harder to turn off than the longer wires.
Conclusion
We have established relationships between the dimensions of the split-gate FET and the existence of 1D transport. The effect of length and width of the confining gates on 1D transport was studied. In L = 1.0 pm FETs, we have observed a critical width of 0.2 pm for the confining split gates below which 1D transport cannot be supported. Constrictions did not reveal a critical width to within our experimental resolution. This information can be used in designing future devices based on 1D electron channels.
